(Hong Kong)
Product Summary
The LTC3832-1ES8#TR is a high power, high efficiency switching regulator controller designed for DDR memory termination. The LTC3832-1ES8#TR generates an output voltage equal to 1/2 of an external supply or reference voltage. The LTC3831 uses a synchronous switching architecture with N-channel MOSFETs. Additionally, the chip senses output current through the drain-source resistance of the upper N-channel FET, providing an adjustable current limit without a current sense resistor. The applications of the LTC3832-1ES8#TR are (1)CPU power supplies; (2)multiple logic supply generator; (3)distributed power applications; (4)high efficiency power conversion.
Parametrics
LTC3832-1ES8#TR absolute maximum ratings: (1)Supply Voltage VCC: 9V, PVCC1,2 : 14V; (2)Input Voltage IFB, IMAX: –0.3V to 14V; (3)R+, R–, FB, SHDN, FREQSET: –0.3V to VCC + 0.3V; (4)Junction Temperature: 125°C; (5)Operating Temperature Range: –40°C to 85°C; (6)Storage Temperature Range: –65°C to 150°C; (7)Lead Temperature (Soldering, 10 sec): 300°C.
Features
LTC3832-1ES8#TR features: (1)VOUT as Low as 0.6V; (2)High Power Switching Regulator Controller for 3.3V-5V to 0.6V-3.xV Step-DowApplications; (3)No Current Sense Resistor Required; (4)Low Input Supply Voltage Range: 3V to 8V; (5)Maximum Duty Cycle > 91% Over Temperature; (6)All N-Channel External MOSFETs; (7)Excellent Output Regulation: ±1% Over Line, Load; (8)and Temperature Variations; (9)High Efficiency: Over 95% Possible; (10)Adjustable or Fixed 2.5V Output (LTC3832); (11)Programmable Fixed Frequency Operation: 100kHz to 500kHz; (12)External Clock Synchronization; (13)Soft-Start; (14)Low ShutdowCurrent: <10mA; (15)Overtemperature Protection; (16)Available iSO-8 and SSOP-16 Packages.
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 LTC3832-1ES8#TR |
|
IC REG CTRLR BUCK PWM VM 8-SOIC |
Data Sheet |
|
|
||||||
|
LTC3832-1ES8#TRPBF |
|
IC REG CTRLR BUCK PWM VM 8-SOIC |
Data Sheet |
|
|
||||||
